• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Technology File Modification Issues / Encounter Prevent...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 12615
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Technology File Modification Issues / Encounter Prevent ViaCell Generation

bsparkma
bsparkma over 13 years ago

We are using the IBM cmrf8sf PDK. We have designed a standard cell library, but we were not able to import this into Abstract Generator because it lacked required metal spacing. To remedy this, we dumped the cmrf8sf techfile, added the required spacings, compiled it and attached to a library copy, and were able to generate abstracts. However, after the modifications, DRC will not pass on any of our previously DRC-clean standard cells. By attaching the original techfile, DRC was fine. Investigating this further, we dumped the original techfile and tried to create a library based on it (only dumped, no modifications). The compile was fine, but any libraries attached to it would exhibit the same DRC errors that our modified library would. From this, it seems that there is either an issue occuring when dumping techfiles or compiling ASCII techfiles so modifying techfiles and still passing DRC is not possible. Why is this happening?

Since we can't modify the techfile, we are also having to do some time-extensive workarounds to use Encounter. During the power planning step of Encounter, array of vias (viacells) will be created for the design. When the design is exported using the oaOut command, these viacells will be added to the technology library. However, we are not able to modify our original techfile, as previously mentioned, so we use the -copyTechFromRefLib command so the viacells are added to a modified techfile in the specified library. We then have to flatten all of the viacells and copy the layout to a library with the original cmrf8sf techfile attached, which is quite annoying. Is there a way to force Encounter to use individual power planning vias instead of cells?

 

Thanks,

Brett 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information