Stats

Locked Locked
Replies 1
Subscribers 91
Views 14313
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Encounter: verifyGeometry wiring violation: mincut

Hi, I'm new to SoC Encounter and am having a problem. After running 'nanoroute' to route my design, I run 'verifyGeometry', which gives me around 10 wiring violations. All of the violations are mincut violations on layer m4. Does anyone have any suggestions for fixing this issue? Thanks.

Parents

Kari over 12 years ago

if your m4 routes are wider, they may require more than one via.. check your tech lef for MINIMUMCUT rules.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Kari over 12 years ago

if your m4 routes are wider, they may require more than one via.. check your tech lef for MINIMUMCUT rules.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.