Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 12578
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

MacroModel values

Ganga111AtFPS

 Hi,

can any body say on what basis we will decide the value of MacroModel delay?

suppost after post_cts_opt stage some paths are violated due to one logic(assume a RAM ) which is triggering with a clock .

 

please xplain clearly the macromodal scenario to fix setup and hold violations.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.