Stats

Locked Locked
Replies 0
Subscribers 91
Views 12979
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

netlist import failed...

Hi, I have a verilog netlist as follows

module XYZ
(
   input a,
   input b,
   output [12:0] y
   ) ;
OR2_X1M_A12TH_C35 g67 [12:0] ( .A(a), .B(b), .Y(y) ) ;
endmodule

when i import it using import design form in encounter v12 following error occurs

**ERROR: (ENCVL-209): In file '../Desktop/acc_macro/buss_check.v', line 9, syntax error at :.
Verilog file '../Desktop/acc_macro/buss_check.v' has errors!

any suggestions?

-Arslan

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.