Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 14312
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Minstep violation and Minhole violation

amythpai

Hello.

I am geting error like Minstep violations while doing place and route in the layouts of my full custom designs. Also there  some Min hole violations in standard cells IO pads. Can any one please tell me how these violations can be corrected or avoided? 

Parents
  • what is flagging the violations? verifyGeometry or signoff DRC? it could be incomplete design rules in the LEF, the wrong signoff deck/settings being used, etc... it's hard to tell without some more info or a picture.
Reply
  • what is flagging the violations? verifyGeometry or signoff DRC? it could be incomplete design rules in the LEF, the wrong signoff deck/settings being used, etc... it's hard to tell without some more info or a picture.
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.