• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. IO filler cell violations power routing

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 13949
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

IO filler cell violations power routing

amythpai
amythpai over 12 years ago

Hello,

I am trying to do the power routing of the IO pads in my design. I connected all the power and ground pins using global net connect command. 

 globalNetConnect vdd -type pgpin -pin {vdd} -inst * -module {} 

globalNetConnect vdd -type pgpin -pin {vdds} -inst * -module {} 

globalNetConnect vdd -type pgpin -pin {VDD} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {A0SRC} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {A1SRC} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {A2SRC} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {A3SRC} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {A4SRC} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {A5SRC} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {A6SRC} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {TRIGGER} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {BOOST} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {REFIO} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {gnd} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {gnds} -inst * -module {}

globalNetConnect gnd -type pgpin -pin {GND} -inst * -module {}

and then executed the Sroute command:

 sroute -connect { padPin } -layerChangeRange { M1 M7 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer M1 -allowLayerChange 1 -targetViaTopLayer M7 -crossoverViaTopLayer M7 -targetViaBottomLayer M1 -viaConnectToShape { padring ring }

But I got a lot of open violations on the IO filler cells that I have used in the design. please have a look at the image attached. Can anyone please tell me where I am going wrong

 

Thank you 

  • IOfiller_2.png
  • View
  • Hide
  • Cancel
Parents
  • Kari
    Kari over 12 years ago
    Are you sure those are really IO filler cells? IO Filler cells shouldn't have pins that need connecting.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kari
    Kari over 12 years ago
    Are you sure those are really IO filler cells? IO Filler cells shouldn't have pins that need connecting.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information