Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 592
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Estimating Area & Power of RAM

dkhan

Hi,

I have .lib file for a RAM and I am using 65nm technology library. I want to use this RAM with my design and calculate Area and Power, but when I syntheisize this RAM area report shows zero utilization. How can I obtain area in terms of number of gates for this RAM?. I like to know if it is possible to do post P&R simulation and calculate power from VCD file? or I have to generate VCD file from behavioural model.     

 

============================================================
  Generated by:           Encounter(R) RTL Compiler v09.10-p104_1
  Generated on:           Jun 14 2013  08:23:52 AM
  Module:                 PMEM_Synt
  Technology library:     CORE65GPHVT
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                 
   Type    Instances  Area Area %
----------------------------------
unresolved         1 0.000    0.0
----------------------------------
total              1 0.000    0.0
 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.