• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Make macro block pin visible in higher hierarchy

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 92
  • Views 13587
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Make macro block pin visible in higher hierarchy

Mikutine
Mikutine over 12 years ago

Hello all,

I have the following situation in SOC Encounter:

I have made a design X, which uses some standard cells, and some macro blocks. One type of macro block should have an input or output port. This should also be an input or output port of the design X, but should not be connected to the side of the design X. 

I want to utulise two of the design X, into a top-level design Y. For this I want to turn the design X into a macro block (LEF/LIB). In my top-level design Y I want to connect the two design X macros through the input/output ports i mentioned above.

(See attached pdf with explanation drawing) 

What is the best possible way to do this?

Whatever I try, after the 'saveModel' command which outputs the LEF and the LIB, these input/output ports I mentioned above are not visible, and neighter are the metal layers specified in the LEF file.

If someone knows the solution to this, please let me know. 

macro pin problem explained.pdf
  • Cancel
Parents
  • Mikutine
    Mikutine over 12 years ago
    Maybe I should be more specific. These mentioned macro blocks are supposed to be TSVs (through silicon via). This is not possible in encounter, so I try to model this is 2D. In reality no wire excists between the two pins. This is why I want a direct connection, so I can leave the wiring delay out in my calculations.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Mikutine
    Mikutine over 12 years ago
    Maybe I should be more specific. These mentioned macro blocks are supposed to be TSVs (through silicon via). This is not possible in encounter, so I try to model this is 2D. In reality no wire excists between the two pins. This is why I want a direct connection, so I can leave the wiring delay out in my calculations.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information