Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 13097
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ELC D-flip flop characterization problem

rijudg

I am trying to characterize the DFSR (Set reset flip flop) using the Encounter User's Guide (Pages 192-193) version 12.0

I have used the two bool file lines for cell recognition:  

([N7], [N1], [N4], [N6]) = DFSR(D,CP,!SD,!CD),

(Q, QN) = ([N1], [N7]); 

 

The test vectors ELC generates based on the above two lines do not match with the truth table for the flip flop in the user guide. As a result, the verificate stage fails in a lot of test vectors. 

For example :

           CD  CP   D  SD  :  Q  QN  : N7  N4  N6  N1

 D0012:  1   R   0   1  :  R   F  :  F   0   1   R  : DELAY(CP)

In this vector, as CP (clock) rises, data is 0, but the test vector expects output Q to rise as well. 

 

Please advise

 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.