• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. DRC Fixing in Encounter

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 92
  • Views 15716
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DRC Fixing in Encounter

metalhead
metalhead over 12 years ago

 Hello

Ive been trying to do some DRC fixing in Cadence Ecounter. The basic problem I am facing is offgrid/nogrid routing errors. I tried setting the routeOngrid option true and routed the design again. But still there is no significant reduction in the number of errors. The total number of DRC errors is in the range of 1 million plus of which 900,000 odd are nogrid violations and 100,000 odd are offgrid. Can anyone please tell me about things I could do in routing by which I can fix these errors? Is routing/incremental routing the only way to fix DRC errors in Encounter? Any suggestions/replies are appreciated

  • Cancel
Parents
  • metalhead
    metalhead over 12 years ago

    Hey Shawn

    Thanks for your reply. I did run the verifyTracks command on the trial routed database. Turns out 6000 odd standard cell pins which have been placed offtrack, which eventually escalated into the huge number of off gid DRC errors. But, what could be the reason as to so many pins being placed off track. Is there a fundamental mismatch between LEF and standard cell lib?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • metalhead
    metalhead over 12 years ago

    Hey Shawn

    Thanks for your reply. I did run the verifyTracks command on the trial routed database. Turns out 6000 odd standard cell pins which have been placed offtrack, which eventually escalated into the huge number of off gid DRC errors. But, what could be the reason as to so many pins being placed off track. Is there a fundamental mismatch between LEF and standard cell lib?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information