Stats

Locked Locked
Replies 1
Subscribers 92
Views 13547
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS verification for gds file from Cadence SOC Encounter

Hi,

How to verify the LVS for gds file from Cadence SE. I have used 65nm STM standard cells for generating netlist file for layout and schematic design. i am getting mismatch erros in Calibre LVS report (INCORRECT). How to avoid bulk pins (vdds, gnds) in schematic, and missing instance (nsvtlp, psvtlp) cmos065.

Thank you!!

aflex over 11 years ago

Try seperate analog vdd/gnd and digital vdd/gnd for crosstalk reduction from digital part. If if GND or VDD is on one metal use other metal for critical signal.
PCB Assembly Equipment
PCB Layout Service
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.