• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Mulitple AutoCTSRootPin - how CTS engine works

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 1107
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mulitple AutoCTSRootPin - how CTS engine works

Chin Cypress
Chin Cypress over 11 years ago

Hi

   I need a clarification for the below issue. I have a 550k+ sinks for clk_sys. To get, better skew & insertion delay values. I found out the clock gating cells & mentioned those output as "AutoCTSRootPin" lets take CLK_GATE as clock name & has some 400k+. I mentioned those in the intial portion of the ctstch file and later my main clk "clk_sys" comes up. so, it will build for "CLK_GATE" 1st then it comes to clk_sys.

As the result, am getting better skew & insertion for CLK_GATE But for "clk_sys" am getting worst values. My question is, once clock tree is built for "CLK_GATE". when it comes to clk_sys tree. Whether it will re-build "CLK_GATE" tree again?

Hope my quesion is clear. Plz let me know any more brief explanation needed. 

  • Cancel
  • DESIGNARCHITEC
    DESIGNARCHITEC over 9 years ago

    Hi,

    From the above question , I may say that u are assigning 400k+ sinks are driven by  CLOCK_GATE ,  which mean only part of those 400k+ sinks are actually driven by ICG cells and remaining are driven as usual ( mean, without gating).

    We can say  that some of the sinks are actually not taken into consideration for calculating the skew, hence its resulting a better skew number.

     Well to my knowledge there were 150k+ sinks are available which were not driven by clock gating and hence their skew became worse. 

    The clock which is specified in the ctstch file will be routed first. Hence CLK_GATE will not be built again.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information