Stats

Locked Locked
Replies 0
Subscribers 91
Views 12753
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how do I design a Configurable logic block of fpga in pspice?

Hello Everyone,

I want to implement the basic operation such as AND, XOR or anything using the Configurable logic block of FPGA using pspice . How do I do this? Any kind of leads will be a great help to me.

Thanks

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.