Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 13154
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding more DRCs at routing for 28nm designs using routeDesign command using encan advanced license

MGREDDY

Hi,

Iam working on 28nm design using soc encounter with the following steps,

Placement -> prectsopt -> CTS -> postcts_opt for setup and hold -. routing -> postroute opt

1)Iam using padding for the flops at placement stage.

2) CTS done by using the CellHalo for clock buffers,

3) Routing is done using routeDesign command

Here, at routing stage Iam getting lot of DRCs around #6000 while routing the design, but when I do verifyGeometry with the default options Iam getting around 1000 DRCs. confusion with this number. 

"routeDesign shows different DRC count than VerifyGeometry" 

Iam using the following nanorouting settings for routing the design. 

 setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:2

setNanoRouteMode -routeWithViaInPin false
setNanoRouteMode -routeUseMultiCutViaEffort medium
 setNanoRouteMode -drouteAutoStop false
routeDesign
 
Please give me suggestions/advises inorder to reduce the number of DRC count at routeDesign.
Is any switch should be added while routing the design with setNanoRoueMode?
FYI Iam using EDI 11.13V tool. 
 
Thank you,
 
Waiting for response. 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.