Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 12844
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Parasitic Extraction including floating stripes on top metal layer

salmancmosis

I am designing a digital block which has stripes on the top metal used to route signals over the block. I created them with the addstripes command. The stripes are connected to a floating output pin of the digital block and specified as a gnd net. This is done via the 

set rda_Input(ui_gndnet"pin name").  

  Now my concern is whether the parasitic effect of the floating top metal is considered in timing analsysis or not. 

To confirm i extract spefs with and without the stripes (same encounter run), but the capacitances are exactly the same. I can see the capacitance to drop to 0 for the net name(without stripes added). I have enabled coupled capacitances too.

Can someone give any ideas on how to confirm that the capacitance is actually used in timing checks.

 

Thanks and best regards

 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.