• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Cannot find output terms for clock synthesis

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 91
  • Views 13490
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cannot find output terms for clock synthesis

FMRLI
FMRLI over 11 years ago

Hi,

I am getting an error while doing clock tree synthesis in encounter 10.1. It showing that
**ERROR: (ENCCK-158): Cannot find output terms for clock clk_in/ANAIO.

Here pad inastant name is "clk_in" and pin name is "ANAIO".

Clock tree specification file is

        AutoCTSRootPin clk_in/ANAIO

        NoGating rising               # (for auto CTS on a net)
        Buffer HS65_LS_BFX2 HS65_LS_BFX4 HS65_LS_BFX7 HS65_LS_IVX2 // name of buffer used for CTS
       
       MaxDelay 5ns
       MinDelay 0ns
       MaxSkew 50ps
       End

 

 

 

 

 

  • Cancel
  • wally1
    wally1 over 11 years ago

    Is the IO pad defined in the timing library?

    Brian

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • FMRLI
    FMRLI over 11 years ago

    Thanks for reply, 

    Here I just written the .lef text for ANAIO pin, which is a core side pin for the clock signal. CTS runs on the pin-ANAIO direction is "OUTPUT". However, the actual pin direction is "INOUT" from the technology .lef.

    PIN ANAIO
       DIRECTION INOUT ;
       PORT
       CLASS CORE ;
       LAYER M2 ;
        RECT 6.400 110.350 23.200 112.000 ;
      END
      PORT
       LAYER M2 ;
        RECT 6.400 110.350 23.200 112.000 ;
       LAYER AP ;
        RECT 3.000 109.000 37.000 112.000 ;
      END

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • wally1
    wally1 over 11 years ago

    I tested this and verified the clock root cannot be an inout pin. I recommend temporarily setting the LEF pin direction to OUTPUT during CTS to workaround this.

    Brian

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information