Stats

Locked Locked
Replies 0
Subscribers 91
Views 13640
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS problem with standard cells

Hi guys,

Excuse me, I dont know that Im in the right place or not.

I need to build a simple digital logic for my Analog section. As I checked DRC it was OK. However in the case of LVS it seems that there is a problem with utilization of standard cells. For this reason I built a simple test bench to find the solution. But I couldn’t. During LVS I face with this error which says that there is no vdd and gnd in layout source. I don't want to edit the standard cell so is it possible to mitigate it without changing the cell.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.