• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Intrinsic Delay

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 93
  • Views 13982
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Intrinsic Delay

jij710
jij710 over 10 years ago

Hi All

Can anyone tell me the way to find out the intrinsic delay of a standard cell (ie. the pure cell delay with no ouput load or inp. tran), in EDI??

Thanks In Advance!

  • Cancel
Parents
  • kenambo
    kenambo over 10 years ago
    It is defined in the liberty file of the standard cell library. Since The timing tools calculate timing from that file, you can find it in there.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • kenambo
    kenambo over 10 years ago
    It is defined in the liberty file of the standard cell library. Since The timing tools calculate timing from that file, you can find it in there.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information