Stats

Locked Locked
Replies 0
Subscribers 91
Views 487
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Layout lEF & gate timing Question

First Hey All

I have done a design in it's schematic and layout and get the area and write lef file to presented to Synthesis tool to integrate with encounter layout , My question is about the timing of this design how to present time to dc compiler and encounter to make STA analysis to this new lef file

Second

how to make post place and route simulation ??

Thanks

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.