Stats

Locked Locked
Replies 0
Subscribers 91
Views 12807
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Tran On Clock!

Hi Folks!

I'm seeing huge numbers of tran violations on the clock nets in my design. Can anyone kindly explain as how to approach this problem?.. How do I fix these?... Is the problem with CTS not building the clock properly?.. Tran on the clock nets is likely to violate hold right?...

I'm setting the max tran for all the clocks in my sdc as 100ps and the worst violation is -240ps on the clock net.

Kindly provide some insight into this.

Thanks In advance!

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.