Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 14746
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SDF file has same delay value for min and max settings

praveenmv
Dear Sir, 
I am using the following tools/libraries.
Tool :  First Encounter
Version : v06.20-p006_1
Standard Cell library: UMC0.13um Logic HS (FSG) process high density core cell Library
The following options are selected through GUI.
=========================================
-Operating Condition:
Max: WCCOM ( ss library, Vdd: 1.08V, temp: 125 C)
Min: BCCOM ( ff library, Vdd: 1.32V, temp: -40 C)
-RC Extraction mode:
Detail, No RC reduction
-Timing Mode
 BestandWorst Case
-MMMC set up is not enabled. ( Is this required to get max and min delays, when bcwc is enabled? )
===========================================
The sdf file is created using the following command.
write_sdf  -precision 8 filename.sdf
When the sdf file is written out, the min and max delay are the same for both interconnects and standard cells. Statements from sdf file are given below.
For interconnects,
(INTERCONNECT g13/O out8  (0.00190000::0.00190000) (0.00190000::0.00190000))
For standard cell, 
(IOPATH I O  (0.86879998::0.86879998) (0.47909999::0.47909999))
Kindly help me in resolving this issue.
Thanks,
Praveen M V

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.