Stats

Locked Locked
Replies 0
Subscribers 91
Views 12681
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Encounter MIPS Xilinx Memory Core

Hi,

I am implementing Verilog HDL design of MIPS(Microprocessor without Interlocked Pipeline Stages). For this, I have incorporated Instruction memory and data memory cores (.xco files) in the design for simulation using Xilinx. How can I incorporate these cores in the design using SOC Encounter? Please let me know asap.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.