Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 15475
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

secondary power pin routing

HansRey

Hi,

I have a cell with a secondary power pin that needs routing. I'm trying a few strategies to route this pin:

1. setPGPinUseSignalRoute <cell>*: <net> -off
    routePGPinUseSignalRoute -nets {<net>}

2. sroute -secondaryPinNet <net> -powerDomains <powerdomain>


The first method is giving me the result I want, except for the routing width and amount of via's:
Since the power stripes are quite wide, and routing is done minimal width, I keep getting DRC errors

The second method is not giving me what I want, since it's routing full stripes horizontally over the chip, congesting my routing.

Any tips on how to handle this? Is there any way to adjust the routing type/width for the first method? Without adjusting the technology lef file?


Kind regards,

Hans

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.