Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 13281
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

IO Ring lef files TSMC65

Davidq

Hi, I have lef files for analog and digital IO cells for IO ring of the chip for Tsmc65. I stream these in to generate the abstract views. However the lef files do not have vss and vdd pins defined in them. How do I define vss and vdd for the cells?

Parents
  • This question might be more targeted for the Custom IC forum, but if you have LEF, shouldn't you do a LEF-in? StreamIn is for GDS. (Been many years since I used Virtuoso though, so I apologize if this doesn't make sense.)
Reply
  • This question might be more targeted for the Custom IC forum, but if you have LEF, shouldn't you do a LEF-in? StreamIn is for GDS. (Been many years since I used Virtuoso though, so I apologize if this doesn't make sense.)
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.