• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Missing timing library for macro cell

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 14302
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Missing timing library for macro cell

gnangotzi
gnangotzi over 8 years ago

Hello,

I'm closing a mixed signal design using innovus. I have the verilog netlist generate by RC compiler for the digital part and I generated the abstract view of the analog macro cell under IC6.1. I'm working with the AC18 hitkit design from AMS and the innovus design environment was set up using the script provided by AMS. When I load the design INNOVUS crashes because it does not find any timing library for the analog macro cell (this was defined as a block under the abstrac generator tool) with the following messages:

*WARN: (IMPSYC-2):    Timing information is not defined for cell top4encounter; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**FATAL ERROR[/icd/cm_t1nb_003/INNOVUS161/Rel/16.13/main/lnx86_64_opt/16.13-s045_1/fe/src/ri/riCheck.c:272:riCheckTimingLibrary]: There are 1 cells for which timing has not been defined. Timing should be defined for all non-physical cells in tape out mode

All the libraries (CORELIB, IOLIB and the analog library designed under IC6.1 are passed to INNOVUS through the OA database).

I actually shouldn't need a timing lib for this specific cell because it is the end point of the digital part: logic modules are used to generate timing signals that are required by the analog top cell and there is no digital signal coming back from this latter module.

Does anybody know how to fix this issue?

All the best

Gian Nicola

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information