Stats

  • Locked Locked
  • Replies 5
  • Subscribers 92
  • Views 19304
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Short Violations in Encounter

iopad

After doing placement and trial route in Encounter, I get over 1000 "short violations". The violations are all concentrated within the small left corner of my design. The violations are between wire/wire, via/wire, via/blockage etc. Strangely I don't get congestion markers in the left corner. The shorts are all on metal layers M1 and M2. What should be the starting point in resolving this problem?

SHORT: Regular Via of Net DP_OP_8555J1_629_6502_n22 & Pin of Cell DP_OP_8555J1_629_6502_U39  ( M1 )
Bounds : ( 53.930, 72.240 ) ( 54.040, 72.265 )

Parents
  • If your violations are localized to a region then your first approach should be to spread out the cells (that is if the tool isn't doing that already).
    - Add partial placement blockage and restrict placement to about 10%-20% less than average row utilization of the design.
    - Alternatively, if the congestion is restricted to a module try adding module padding

    Since the violations are mainly on M1 and M2 that suggests the std. cell pin density is very high in this region. If this doesn't improve routing, you may want to check the type of check the type of cells in this region, are they regular 2/3 pin cells (like nand, buff etc) or more complex (like mux or aoi).
Reply
  • If your violations are localized to a region then your first approach should be to spread out the cells (that is if the tool isn't doing that already).
    - Add partial placement blockage and restrict placement to about 10%-20% less than average row utilization of the design.
    - Alternatively, if the congestion is restricted to a module try adding module padding

    Since the violations are mainly on M1 and M2 that suggests the std. cell pin density is very high in this region. If this doesn't improve routing, you may want to check the type of check the type of cells in this region, are they regular 2/3 pin cells (like nand, buff etc) or more complex (like mux or aoi).
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.