Stats

Locked Locked
Replies 1
Subscribers 92
Views 13938
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Number of Non Equivalence Points after comparison in LEC Conformal

I am comparing a RTL(with old memory IP) vs RTL(28 nm memory IP) using Conformal, after the comparison stage, 128 DFF's are reported non equivalent and reported warning like below mentioned.

Warning: 3120 DFFs/DLATs have 1 disabled clock port: skipped data cone comparison.

I May I know How to give pin constraint for clock.

memory IP over 8 years ago

Hi,

The earlier issue is resolved but now I am facing non-equivalent point on buffer output data when compare RTl (Existing memory) Vs RTL (28nm memory). can You please help me how to debug non-equivalent points.
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.