• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Static Rail Analysis Problem

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 92
  • Views 15337
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Static Rail Analysis Problem

Suhas Shivaprakash
Suhas Shivaprakash over 8 years ago

Hello,

I am doing a static rail analysis for a small design. I am getting a following error and warning in-spite of properly defining the proper power pin, power net, ground pin and ground net:

Analyze Rail Settings:
Temp directory: /tmp/ssv_tmpdir_161280_bh1R11
Output directory: /home/suhas/Desktop/genus_invs_des/staticRailResults
Run directory: /home/suhas/Desktop/genus_invs_des/staticRailResults/ALL_0C_avg_8/
Begin Merging Power Grid for net VSS
** WARN: (VOLTUS_RAIL-4022): The cell type "macro" didn't match any cell in cell libraries.
** WARN: (VOLTUS_RAIL-4022): The cell type "io" didn't match any cell in cell libraries.
** WARN: (VOLTUS_RAIL-4016): No interface node connections present in top-level PGDB.
Merging cell power views for net VSS
Merged power views for 0 cells
Processed 0 cell internal tap current sources.
Processed 0 cell internal resistors.
EM: 0 IR: 0 Early: 0 Tech: 0 Unused: 1

** WARN: (VOLTUS_RAIL-4065): The following 1 cells do not have connection from
the power pins to the global grid VSS, no powergrid library will be used.
AND
Ended Merging Power Grid for net VSS: (cpu=0:00:01, real=0:00:02, mem(process/total)=40.28MB/758.92MB)


Merge Grid Statistics:

VSS: 0 cells
EM: 0 IR: 0 Early: 0 Tech: 0 Unused: 1

Begin Merging Power Grid for net VDD
** WARN: (VOLTUS_RAIL-4076): The net VDD is marked as incomplete net


Merge Grid Statistics:


** WARN: (VOLTUS_RAIL-2091): Found incomplete net, VSS, it will be skipped in the analysis and the report.
** WARN: (VOLTUS_RAIL-2091): Found incomplete net, VDD, it will be skipped in the analysis and the report.
** ERROR: (VOLTUS_RAIL-1259): Failed to run domain based rail analysis - required at least one power net and one ground net. Only 0 nets () found, the other nets (VSS, VDD) are incomplete.
*** Error: In processing command script
Rail Analysis failed.

1 error was found while processing the file /tmp/ssv_tmpdir_161280_bh1R11/voltus_rail_161280.cmd

Rail Analysis Statistics:
Warning messages: 5
Error messages: 2

Rail Analysis is unsuccessful due to errors.

Finished Rail Analysis at 12:29:33 09/18/2017 (cpu=0:00:02, real=0:00:05, peak mem=758.92MB)
Current Voltus IC Power Integrity Solution resource usage: (total cpu=0:00:21, real=0:01:10, mem=718.73MB)
voltus_rail exited unsuccessfully.
**ERROR: (PRL-387): "Rail Analysis" failed to finish successfully.

Please let me know where I am going wrong, the design is a small AND gate power and rail analysis.

Regards

Suhas.S

  • Cancel
Parents
  • darnet341
    darnet341 over 7 years ago

    Hi Suhas,

    From your log file, it seems that there is no Power Grid View or a Technology View read in? For Static Rail Analysis, a Technology View is the minimum requirement for it to run successfully but for better results, you also need the Power Grid View for the standard cells (as I saw you were using an AND gate).

    Kind regards,

    Marizel

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • darnet341
    darnet341 over 7 years ago

    Hi Suhas,

    From your log file, it seems that there is no Power Grid View or a Technology View read in? For Static Rail Analysis, a Technology View is the minimum requirement for it to run successfully but for better results, you also need the Power Grid View for the standard cells (as I saw you were using an AND gate).

    Kind regards,

    Marizel

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information