Stats

Locked Locked
Replies 0
Subscribers 91
Views 13585
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

output pin capacitance

Hi,

I recently realized that the output pin capacitance value in my liberty file is 0. I was wondering if that is correct.

If it is, how does the tool calculate the parasitic capacitance of the cell? When calculating delay of a particular device, the tool sums up the input cap seen at the output net, it finds our RC of the net, only thing missing is the parasitic capacitance of the device. Any help is appreciated.

Thanks,

Himanshu Darfade

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.