• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Chip Utilization with Innovus

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 15920
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Chip Utilization with Innovus

Hackasim
Hackasim over 6 years ago

Hello to everybody!
Right now I'm facing a problem with the place and route of some adders: in fact, I would need to optimize the floorplan area, and so I would have to have the maximum chip utilization % possible.

However, I thought about a tcl script, but I do not know how to save the core utilization of a particular combination of H/W ration and utilization. 
The only thing I can do is to use 

checkFPlan -reportUtil

but this only shows the data I want to save in a variable.

Do you know how can I do this?

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information