• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Extract logic cells from design to match cells provided...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 93
  • Views 14103
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Extract logic cells from design to match cells provided by pdk?

userOfTools
userOfTools over 5 years ago

Hello,

I'm completely new to this so please bear with me.

If I'm provided with some standard cells, and would like to use a design that I have in an FPGA to port to an ASIC using the provided cells, how do I determine which of the provided cells I will need? Is there a way to get from the RTL or FPGA design the logic cells that I can use in an ASIC? The library I have with the standard cells has multiple logic cells for the same function (multiple nands, nors, etc.), so how would I know which ones my design will translate into?

Thanks!

  • Cancel
  • gundicad2
    gundicad2 over 5 years ago

    Hi I would recommend running your rtl through a synthesis tool that can map your logic to the std cells in that PDK You can control this mapping. Do not allow 0 or 1x  size cells to be mapped, they will not drive a load...it maybe that your RTL is not in a standard format? Perhaps it was generated in MATLAB?  There may be a third party software app that can convert it but then you have to worry about the fidelity of the new file...Maybe my info is dated and MATLAB can now write out 'good' RTL....I have seen RTL generated by MATLAB and other similar tools that cannot be built i.e.  not possible to be physically manifested in FPGA or ASIC...There are many way to sanity check the RTL file.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information