Stats

Locked Locked
Replies 1
Subscribers 92
Views 13224
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

regarding digital flow

Respected sir,

How can i design and simulate cmos inverter using digital flow and also ineed to do prelayout ans post layout for the same cmos inverter..can i use cadence encounter for this experiments

Parents

Pinjare over 5 years ago

You can use virtuoso for designing and simulating a CMOS inverter. Encounter can be used for cell based design.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Pinjare over 5 years ago

You can use virtuoso for designing and simulating a CMOS inverter. Encounter can be used for cell based design.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.