Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 13873
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Modus IC Test DLI algorithm

evnds

Hello IC Designs.

I want some information about the DLI (Defect Location Identification) algorithm based in Modus IC Test.

I have some difficults to understand the branching for DLI.

  • Standard cell -> NET -> Branchs -> Segment 

also some fundamental concepts like:

  • Fork Nodes;
  • Internal Nodes;
  • Tr. Terminal;

Any information are very grateful. 

Evandson.

A reference paper for my question: http://www.es.ele.tue.nl/~kgoossens/2019-lats.pdf

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.