• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Power planning of har dmacros.

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 92
  • Views 10643
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Power planning of har dmacros.

verilogUser
verilogUser over 4 years ago

I Have a SOC design with switcheble domains (AON, PDSWC for CPU, PDSWM for MAC) and a hard macro RF transceiver (TRX using PDSWM power net for digital, PDSWA for radio with dedicated power port). 

The TRX is totally invisible to user and is in the form of a standard libary with verilog hehavioural, DB and GDS database. 

What are the proper UPF 1.0 or 2.x methodology to handle this Hmacro situation? 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information