Stats

  • Locked Locked
  • Replies 4
  • Subscribers 101
  • Views 6804
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Creating power\ground pins for digital modules

Tom Urkin

Hello all,

I have two digital modules created in Cadence DC tool. When I import them to Virtuoso (as Verilog files) they have no VDD and GND pins. In this case i use VDD! and GND! as the power and ground rails for simulation.

However, I would like to separate the power nets - one module will be fed from DC rail V1 and the second from power rail V2 (each module has it own power nets which are not connected).

For that I need to create power and ground pins for each digital module. 

How can do this? Other suggestion are most welcomed. 

Thanks!

  • Hi,
    I assume you are referring to the Cadence Genus tool.

    In this case you will need to define a power intent to get PG pins in your netlist and use write_hdl with -pg switch.
    Exemplary flow (in Legacy UI) :

    read_hdl  ...
    elaborate  ...
    read_power_intent dummy.upf // Reading the Dummy UPF
    apply_power_intent
    commit_power_intent
    syn_gen
    syn_map
    write_hdl -pg <design> >  pg_netlist.v  ;# Write out the netlist with PG nets

    Exemplary content of the upf file: 

    set_design_top <design_name>
    upf_version 2.0
    create_supply_port VDD
    create_supply_port VSS
    create_supply_net VDD
    create_supply_net VSS
    connect_supply_net VDD -ports VDD
    connect_supply_net VSS -ports VSS
    create_supply_set SS_VDD -function { power VDD } -function { ground VSS } -function { nwell VDD} -function { pwell VSS }
    create_power_domain PD_VDD -include_scope -supply {primary SS_VDD}
    set_port_attributes -applies_to both -elements . -driver_supply SS_VDD -receiver_supply SS_VDD

    BTW this question belongs to the Logic Design forum.


    -Dimo

  • To obtain PG pins in your netlist, you'll need to use write hdl with the-pg flag and declare a power intent. woodoku

  • in reply to moranmc

    one should go with no concerns in relations to security loopholes I mean I am very much confident to say that is always top-of-mind when it comes on implementing digital applications using variety of security and data protection. Thanks

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.