Stats

Locked Locked
Replies 1
Subscribers 92
Views 9651
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

cadence genus power report for combinational circuits

Hello,

I have a question about logic synthesis reports. As the dynamic power depends on the clock frequency, what is the power report of the cadence genus (report_power) when we synthesize a fully combinational logic without any clock?

DimoM over 2 years ago

Hi,
Genus is running the Joules engine under the hood.
I have a similar design and looked at the log file -> It states that compute_power is run in vectorless mode.

According to the Joules user guide (Table 12-1 Pin Types with Default Frequency Values ) when no clock is defined, it will consider a default frequency of 10MHz and the default switching activity (0.1 or 0.2 off the top of my head).

- Dimo
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.