Stats

  • Locked Locked
  • Replies 1
  • Subscribers 95
  • Views 3197
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Digital VLSI Power Grid Parasitic Extraction (SPEF/DSPF)

Tao247200

Hello,

I have generated a layout in Innovus. For now, I would like to extract the parasitics of VDD/VSS ring and stripes for analysis.

However, even if I set the extract rc effort level to be high/signoff, there is no parasitics information available in the outcome SPEF.

I am wondering how to generate the information if possible. Also, is there any option for us to generate a full-chip level DSPF file including the P/G grid?

Thank you,

Parents
  • Dracarris

    I think Innovus won't extract any RC information on supply nets unless you do a IR drop analysis, which however uses a different extractor tool altogether. AFAIK Innovus only performs RC extraction on signal nets to determine accurate load and therefore signal propagation properties.

Reply
  • Dracarris

    I think Innovus won't extract any RC information on supply nets unless you do a IR drop analysis, which however uses a different extractor tool altogether. AFAIK Innovus only performs RC extraction on signal nets to determine accurate load and therefore signal propagation properties.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.