• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Cannot load in netlists in Innovus: syntax error?

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 94
  • Views 8894
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cannot load in netlists in Innovus: syntax error?

Zackery
Zackery over 2 years ago

Hi, when I try to load in design to Innovus, it returns error message:

Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
**ERROR: (IMPVL-209): In Verilog file '../RTL_codes/models_pack.v', check line 7 near the text @ for the issue: 'syntax error'. Update the text accordingly.
Type 'man IMPVL-209' for more detail.
Verilog file '../RTL_codes/models_pack.v' has errors! See above.

*** Memory Usage v#1 (Current mem = 908.020M, initial mem = 290.477M) ***
#% End Load netlist data ... (date=12/13 00:08:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=861.0M, current mem=861.0M)
**ERROR: (IMPVL-902): Failed to read netlist ../RTL_codes/N_term_single_switch_matrix.v ../RTL_codes/models_pack.v ../RTL_codes/N_term_single_tile.v. See previous error messages for details. Resolve the issues and reload the design.
innovus 1>

When I type 'man IMPVL-209', it returns : 

IMPVL-209(20.15) IMPVL-209(20.15)

NAME
IMPVL-209

SUMMARY
In Verilog file '%s', check line %d near the text %s for the issue:
'%s'. Update the text accordingly.


DESCRIPTION
This message reports the location of the text causing a warning or
error situation in the input netlist file, which is briefly described
by the last argument text. Update the source text accordingly to
resolve the issue.


IMPVL-209(20.15)

And my code is : 


module LHQD1 (input D, E, output reg Q, QN);
always @(*)
begin
if (E == 1'b1) begin
Q = D;
QN = ~D;
end
end
endmodule

What error message mentioned is 'always @(*)', I cannot find where the syntax error is, can you help me?

  • Cancel
  • DimoM
    DimoM over 2 years ago

    Hi Zackery,
    Innovus expects to read a structural Verilog-1995 netlist, built with standard cells as leaf cells. You seem to try to read the Verilog models of the standard cells, but Innovus does not need that. Instead, it expects .lib files to get the timing and functionality of each cell.

    -Dimo

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Zackery
    Zackery over 2 years ago in reply to DimoM

    OK, many thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information