Stats

Locked Locked
Replies 0
Subscribers 91
Views 4250
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Error using RC142 when performing synthesis

Hi!

I have tried the Verilog synthesis in cadence for a counter. On trying the synthesis using the RC142, I am facing the following error. Counter 1 file contains the rc_script.tcl file.

The below is the rc_script.tcl file

Thank you

Kripa

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.