• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Reset issue with Specman 6.1

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 12911
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reset issue with Specman 6.1

Fransis
Fransis over 17 years ago

Hi to everybody,

I got the following issue when running ncsim_specman (specman 6.1 linked with the ncsim simulator IUS06.11.USR3) in GUI mode.

I run a first test; then I reset the simulator, reload the specman environment, give the test command and then run once again. At this point the simulator enters a sort of unconsistent state: specman is unable to drive anything to the bound signals and everything stucks to U (undefined) in the waveform viewer (simvision). I need to shut down the simulator and start it again from command line to be able to execute another test.

This issue happens when the first test I execute ends without DUT errors; if at least 1 DUT error is raised, then it is possible to correctly reset the simulator, reload the specman environment and start another test.

I tried all the various reset synchronicity options between Specman and the simulator, but this did not solve the problem. Such issue is not present in Specman 5.1 and ncsim IUS57.QSR2.

Has anybody got any idea how to solve this issue?

Have all a nice day

Regards 

  • Cancel
Parents
  • Avi Farjoun
    Avi Farjoun over 17 years ago

    Hi Fransis

    Are you using VHDL for RTL?

    If so, I strongly believe that what you are experiencing is a bug in that IUS version, thatis fixed in 6.11-s8 in the 6.11 branch or  6.2-s3 and higher.

    Please try one of those versions, and see if that solves it.

     Regards

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Avi Farjoun
    Avi Farjoun over 17 years ago

    Hi Fransis

    Are you using VHDL for RTL?

    If so, I strongly believe that what you are experiencing is a bug in that IUS version, thatis fixed in 6.11-s8 in the 6.11 branch or  6.2-s3 and higher.

    Please try one of those versions, and see if that solves it.

     Regards

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information