Stats

  • Locked Locked
  • Replies 4
  • Subscribers 66
  • Views 20119
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to mirror VHDL signal in verilog Top Test bench

Sowmya Reddy

Hi I am writing a test bench to test VHDL design For which I need to access few signals in the design hierarchy How to mirror them, I used nc_mirror, but got errors. Help me Thanking Venkat Reddy Uppala

Parents
  • Hi

    Thank you  for your response

    Briefly I will explain my problem

    1) My design is in VHDL

    2) My test bench is in verilog.

    3) In my testbench, after writing few registers in my design

    4) I have to check whether a particular pin of a module deep in hierarchy is set (or ) not

    How I did

    nc_mirror("ba8p_ready", "pali_digit_inst:pali_inst:HS_P_TESTSITE_C:ba8p:hc:hssprtready", "");

    pali_digit_inst  is instantiation of a verilog file and from pali_inst the design starts which is in VHDL.

    I am getting the following error while elaborating

    ncelab: *E,CUVMUR: instance 'pali_epp_test' of design unit 'nc_mirror' is unresolved in 'work.pali_epp_test:module'.

    I have read ncvlog version 5.5 june 2005

    I also have read ncvhdl version 5.5 june 2005

    But could not resolve

    I also tried

    assign ba8p_ready = pali_digit_inst:pali_inst:HS_P_TESTSITE_C:ba8p:hc:hssprtready;

    But it is giving compilation errors.

    Could you please help me resolve this
    Regards
Reply
  • Hi

    Thank you  for your response

    Briefly I will explain my problem

    1) My design is in VHDL

    2) My test bench is in verilog.

    3) In my testbench, after writing few registers in my design

    4) I have to check whether a particular pin of a module deep in hierarchy is set (or ) not

    How I did

    nc_mirror("ba8p_ready", "pali_digit_inst:pali_inst:HS_P_TESTSITE_C:ba8p:hc:hssprtready", "");

    pali_digit_inst  is instantiation of a verilog file and from pali_inst the design starts which is in VHDL.

    I am getting the following error while elaborating

    ncelab: *E,CUVMUR: instance 'pali_epp_test' of design unit 'nc_mirror' is unresolved in 'work.pali_epp_test:module'.

    I have read ncvlog version 5.5 june 2005

    I also have read ncvhdl version 5.5 june 2005

    But could not resolve

    I also tried

    assign ba8p_ready = pali_digit_inst:pali_inst:HS_P_TESTSITE_C:ba8p:hc:hssprtready;

    But it is giving compilation errors.

    Could you please help me resolve this
    Regards
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.