• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. How to mirror VHDL signal in verilog Top Test bench

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 66
  • Views 20119
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to mirror VHDL signal in verilog Top Test bench

Sowmya Reddy
Sowmya Reddy over 17 years ago

Hi I am writing a test bench to test VHDL design For which I need to access few signals in the design hierarchy How to mirror them, I used nc_mirror, but got errors. Help me Thanking Venkat Reddy Uppala

  • Cancel
Parents
  • adua
    adua over 16 years ago

    Venkat,

    The problem in your case is that the path specified in your nc_mirror is not correct. You need to get the correct path.

    The most likely cause seems to be that the vhdl top path starts with a ":" So instead of the top level entity/architecture, you replace it with ":"

    Moreover, there are a few easy ways to find out the correct path with the help of tool:

    a) Open the Simvision design browser (ncsim -gui or irun -gui) and drill down to the signal and then see its correct path from Right click menu "Describe" option. You can get the correct pathname which is printed in the console window.

    b) On the ncsim tcl prompt (ncsim -tcl or irun -tcl), confirm the path by doing "describe <objectname>" to confirm the path.

    c) Use the tcl find command to find the path name of object.

    I hope it helps.

    rgds,

    Amit.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • adua
    adua over 16 years ago

    Venkat,

    The problem in your case is that the path specified in your nc_mirror is not correct. You need to get the correct path.

    The most likely cause seems to be that the vhdl top path starts with a ":" So instead of the top level entity/architecture, you replace it with ":"

    Moreover, there are a few easy ways to find out the correct path with the help of tool:

    a) Open the Simvision design browser (ncsim -gui or irun -gui) and drill down to the signal and then see its correct path from Right click menu "Describe" option. You can get the correct pathname which is printed in the console window.

    b) On the ncsim tcl prompt (ncsim -tcl or irun -tcl), confirm the path by doing "describe <objectname>" to confirm the path.

    c) Use the tcl find command to find the path name of object.

    I hope it helps.

    rgds,

    Amit.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information