Stats

Locked Locked
Replies 1
Subscribers 65
Views 12931
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

need help in low power design

I want to do my project based on mtcmos circuits(low power method) . i have to compare various topologies like cmos , Mtcmos, Charge recyccling MTcmos on the basis of power .

can i do this in cadence virtuoso/spectre enviorment. and if i can then how can i calculate dynamic and leakage power in this enviorment.

tpylant over 16 years ago

You might have a better chance of getting an answer by posting this in the Custom IC forum. This forum is more RTL focused.
Tim
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.