• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. IUS trasition coverage problem

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 65
  • Views 13972
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

IUS trasition coverage problem

ceesam
ceesam over 16 years ago

Hi

 Am using IUS 6.20-s007 (I have to use this) and I have the following code to perform transition coverage

cmd_trans : coverpoint m_curr_req_transact.m_cmd {bins illegal[] = (IDLE => IDLE);}
 
I followed an example from a Doulos tutorial
 
http://www.doulos.com/knowhow/sysverilog/tutorial/constraints/
 
The first compile error was as follows:
cmd_trans : coverpoint m_curr_req_transact.m_cmd {bins illegal[] = (IDLE => IDLE);}
                                                                                                   |
                                  Range specification for bin must start with ( ' { ' )
 
So I changed the code to:
cmd_trans : coverpoint m_curr_req_transact.m_cmd {bins illegal[] = {IDLE => IDLE};}
 
again the compile failed with:
cmd_trans : coverpoint m_curr_req_transact.m_cmd {bins illegal[] = {IDLE => IDLE};}
                                                                                                             |
                                            Range specification for bin must end with ( ' } ' )

I believe this to be a problem with IUS.  Any advice?

  • Cancel
Parents
  • tpylant
    tpylant over 16 years ago
    Transition bin coverage is not support until IUS82, currently in beta. One workaround is to create an assertion or RTL to detect the transition and then cover that element.

    Tim
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • tpylant
    tpylant over 16 years ago
    Transition bin coverage is not support until IUS82, currently in beta. One workaround is to create an assertion or RTL to detect the transition and then cover that element.

    Tim
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information