• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. lnternal error / Elaboration error ius81

Stats

  • Locked Locked
  • Replies 13
  • Subscribers 66
  • Views 21191
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

lnternal error / Elaboration error ius81

Eder
Eder over 16 years ago

 Hi,

When using ius, i'm getting this strange error

file: ./INCA_libs/irun.lnx86.08.10.nc/svpplib/tb.sv
                Caching library 'worklib' ....... Done
        Elaborating the design hierarchy:            
        Top level design units:                      
                tb                                   
        Building instance overlay tables: .................... Done
        Enabling instrumentation for coverage types: functional   
        Generating native compiled code:                          
                worklib.tb:sv <0x7a91fa59>                        
ncvlog_cg: *F,INTERR: INTERNAL ERROR
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL: ncvlog_cg       08.10-s008
  HOSTNAME: linux-pzu3
  OPERATING SYSTEM: Linux 2.6.27.21-0.1-default #1 SMP 2009-03-31 14:50:44 +0200 x86_64
  MESSAGE: gq_cab_to_tab - not a CAB
-----------------------------------------------------------------
ncelab: *E,CUVCGF: Code generation for worklib.tb:sv <0x7a91fa59> failed.
ncelab: *F,CGFAIL: Code generation failed for one or more modules.
irun: *E,ELBERR: Error during elaboration (status 2), exiting.

 

I wonder if somebody could even get me some advices about that, or any hints do find the origins of this error. 

 

  • Cancel
Parents
  • AhmedNassar
    AhmedNassar over 15 years ago

     Many thanks, TAM1.

    I was indeed trying to guess which module causes this error. Surprisingly, there are two modules that work out just fine when instrumented in isolation. But when they are instrumented in the same simulation, the error pops up. That's why I was thinking it might be a hierarchy-related problem.

    It seems I have no choice but sending Cadence the necessary setup.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • AhmedNassar
    AhmedNassar over 15 years ago

     Many thanks, TAM1.

    I was indeed trying to guess which module causes this error. Surprisingly, there are two modules that work out just fine when instrumented in isolation. But when they are instrumented in the same simulation, the error pops up. That's why I was thinking it might be a hierarchy-related problem.

    It seems I have no choice but sending Cadence the necessary setup.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information