• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. regarding PSL

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 13171
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

regarding PSL

onkarkk
onkarkk over 16 years ago

Hi,

I want to learn PSL , could any one suggest me how to start with verilog i.e., I want to write code in verilog and assertions in PSL. Please educate me what is the infrastructure needed i.e., tools , operating system. (i have linux (RHEL3) ) . If any one gives a small example then it would be much more helpfull to start.

Thanks in advance.

regards,

Krishna Kishore

  • Cancel
  • StephenH
    StephenH over 16 years ago

    Hi Krishna.

    You can run PSL properties in simulation using IUS (ncsim), or you can formally prove them against your design in IFV.

    Both tools run on RHEL3, but you cannot use any IUS or IFV version newer than 6.2 on RHEL3. To use newer versions you would have to upgrade to RHEL4 or RHEL5. Fortunately Verilog and PSL are well supported in 6.2, so you should be able to get started in that version.

    There are some great examples in the tool documentation; we have worked examples, language references and reusable components that you can adapt or play with. Have a look under the "doc" directory in either IUS or IFV. You'll find a bunch of directories called "abvwrite, "abvintro", "abvpslquickref" etc. Have a look at the PDF docs in each directory. You'll also find some examples (labs) in the abvquickstart directory.

    Another good starting point is the Incisive Assertion Library (IAL) that comes with the tools. This is a set of verification components that you can use in your design to verify FIFOs, arbiters etc. They work just fine out of the box, but you can also see the PSL/SVA source code so that you can adapt and learn from them.

    Enjoy!  :-)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • onkarkk
    onkarkk over 16 years ago

     Thank you verymuch Stephen. I will follow the same.

    regards,

    Krishna Kishore. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information