Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 12978
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Instance handeling during simulation

WorkMan

Hi,

I am in the gate level power simulation phase. I have multiple (X100) instances of the same module and I do not want to run all of them as gate level modules just the ones I'm interested in capturing there signals. The only way I know how to do it is during compile time using `define. The problem is that we want to hold a single compiled design and not to have to compile each test again according to the test designer needs. 

I would like to know if there is a way to define the instance module type during the simulator initial stages. Maybe SystemVerilog (Which I have no deep knowledge about) have an option to do so. I have tried using the $test$plusargs to differ between the different instances but it does not compile.

 

Thank you,

 

 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.