Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 12957
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Calling sequence form Test case

SpecMAN INFANT

 Hi,

  Suppose I have a list in a Test Case. Now if I am calling a sequence from that test Case will the memory be passed to the sequence also?

For eg:

 

---Test Case---

<'

extend main master_sequence

Memory_define : list of uint;

body() @driver.clock is only {

--inside test case body--

do virtual_sequence;

};

};

 

Now inside virtual_sequence body can I access this  Memory_define list directly without passsing it as any argument?

Thanks

Specman Baby

 

 

  •  Hi,

     

    The easiest approach would be to extend your sub-sequence with a reference to the parent sequence type, and access the list through this reference. Basically the usual struct referencing. Do keep an eye on how you structure your sequences and the validity of the data. During the do of the subsequence, the parent sequence's list might change, depending on your environment and requirements, so keep this in mind when adapting your sequences!

     

    Good luck,

    Hilmar

     

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.