• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Internal Error on IUS8.2-b003

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 12995
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Internal Error on IUS8.2-b003

Neetha
Neetha over 16 years ago

Hi..

 I have problems in compiling OVM 2.0 methodolgy based code in SystemVerilog.

I am using IUS8.2-b003 tool and getting the following internal tool error at compilation time.

=============================================================================== 

 ncvlog: *F,INTERR: INTERNAL ERROR
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:    ncvlog    08.20-b003
  HOSTNAME: eicnxplnx2.einfochips.com
  OPERATING SYSTEM: Linux 2.6.18-8.el5PAE #1 SMP Fri Jan 26 14:28:43 EST 2007 i686
  MESSAGE: function - protovdp vs. protovdp_redeux conflict
-----------------------------------------------------------------
irun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 255).

 ===============================================================================

Any inputs would be highly appreciated.

 

Regards,

Neetha  

 

  • Cancel
Parents
  • StephenH
    StephenH over 16 years ago

    Hi Neetha.

    The version you are using is a beta version and is about 1 year old, you should not be using it!

    Please download the latest version (IUS 08.20.012-s) using InstallScape and try again with this version.
    If you still have a problem, please can you contact the support hotline via http://sourcelink.cadence.com/.
    You'll need to send the the error log, and your compilation command. They may need to see the SystemVerilog code as well, if the error message is as non-specific as the one you posted today.

    Regards,
    Steve.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • StephenH
    StephenH over 16 years ago

    Hi Neetha.

    The version you are using is a beta version and is about 1 year old, you should not be using it!

    Please download the latest version (IUS 08.20.012-s) using InstallScape and try again with this version.
    If you still have a problem, please can you contact the support hotline via http://sourcelink.cadence.com/.
    You'll need to send the the error log, and your compilation command. They may need to see the SystemVerilog code as well, if the error message is as non-specific as the one you posted today.

    Regards,
    Steve.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information