• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. test to write and read registers with field order like packing...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 66
  • Views 13503
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

test to write and read registers with field order like packing.low

mkyang
mkyang over 16 years ago

Hi,

Please, tell me how to test registers when the filed order of a register is packing.low, from a low bit position to a high bit position.

I applied the following code by referencing the document 'The Register and Memorr Model', but I could not get correct result.

extend MY_REG vr_ad_reg_file {

keep packing_mode == packing.low;

};

extend MAIN vr_ad_sequence {

!rgf_seq : ALL_REGS_IN_FILE vr_ad_sequence;

body() @driver.clock is {

...

do rgf_seq keeping {

.reg_file == MY_REG;

.order == ASCENDING;

.direction == WRITE

};

...

};

But, it seems not writing values correctly to registers.

  • Cancel
  • StephenH
    StephenH over 16 years ago

    This should work, but applies to an entire register file, not individual registers (looks like you knew that already, but I thought it was worth mentioning).

    It's impossible to know what's wrong from your description. Can you give more detail about the symptoms?
    You say that "[vr_ad is] not writing values correctly to the registers"; can you provide a concrete example please?

    1. What values do the individual fields show in the vr_ad_reg when it's generated by the sequence?

    2. What is the hex value of the bus data when vr_ad_execute_op() is called?
      Hint: set a break point on the vr_ad_execute_op() method in your bus eVC's hook-up file.

    3. Does the vr_ad hook-up to your bus eVC handle the data correctly?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information